
55
© 2015 Atmel Corporation
Block Diagram BTLC1000
BTLC1000
Cortex-M0 + BLE
SHA-256
Engine
128 KB
ROM
AES-128
Engine
6x128 bit
eFuse
ARM Cortex
M0 26 MHz
MCU
128 KB
IRAM/DRAM
Always ON
Logic
Ultra Low
Power BLE
Frontend
BLE 4.1
PHY
BLE 4.1
MAC
2xSPI,
2xI2C,
2xUART
ADC/DAC
Temp Sens.
ADC
DC-DC RTC
LDO
Sleep
Osc
PLL
Kommentare zu diesen Handbüchern